Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

V

Verilog Ethernet
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

35eda8e2

Commit 35eda8e2 authored 3 years ago by haiyang3

Downloads
- Patches
- Plain Diff

change toplevel

parent eb0ca3f6

No related branches found

No related tags found

Loading

Changes 3

Hide whitespace changes

Inline Side-by-side

Showing

example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v 42 additions, 19 deletions

example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v
example/ADM_PCIE_9V3/fpga_25g/tb/fpga_core/results.xml 2 additions, 2 deletions

example/ADM_PCIE_9V3/fpga_25g/tb/fpga_core/results.xml
example/ADM_PCIE_9V3/fpga_25g/tb/fpga_core/test_fpga_core.py 4 additions, 4 deletions

example/ADM_PCIE_9V3/fpga_25g/tb/fpga_core/test_fpga_core.py

with 48 additions and 25 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment