Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

V

Verilog Ethernet
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

2a89fb93

Commit 2a89fb93 authored 3 years ago by Alex Forencich

Downloads
- Patches
- Plain Diff

Testbench parameter cleanup

parent e4b47624

No related branches found

No related tags found

No related merge requests found

Changes 8

Hide whitespace changes

Inline Side-by-side

Showing

tb/axis_arb_mux/Makefile 4 additions, 4 deletions

tb/axis_arb_mux/Makefile
tb/axis_arb_mux/test_axis_arb_mux.py 2 additions, 2 deletions

tb/axis_arb_mux/test_axis_arb_mux.py
tb/axis_demux/Makefile 1 addition, 1 deletion

tb/axis_demux/Makefile
tb/axis_demux/test_axis_demux.py 2 additions, 2 deletions

tb/axis_demux/test_axis_demux.py
tb/axis_ram_switch/Makefile 6 additions, 6 deletions

tb/axis_ram_switch/Makefile
tb/axis_ram_switch/test_axis_ram_switch.py 3 additions, 3 deletions

tb/axis_ram_switch/test_axis_ram_switch.py
tb/axis_switch/Makefile 6 additions, 6 deletions

tb/axis_switch/Makefile
tb/axis_switch/test_axis_switch.py 3 additions, 3 deletions

tb/axis_switch/test_axis_switch.py

with 27 additions and 27 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment