Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

V

Verilog Ethernet
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

1245c82e

Commit 1245c82e authored 3 years ago by Haiyang Zhang

Downloads
- Patches
- Plain Diff

4.29

parent 16519588

No related branches found

No related tags found

No related merge requests found

Changes 4

Hide whitespace changes

Inline Side-by-side

Showing

example/ADM_PCIE_9V3/fpga_25g/fpga.xdc 2 additions, 3 deletions

example/ADM_PCIE_9V3/fpga_25g/fpga.xdc
example/ADM_PCIE_9V3/fpga_25g/fpga/Makefile 1 addition, 0 deletions

example/ADM_PCIE_9V3/fpga_25g/fpga/Makefile
example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v 14 additions, 16 deletions

example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v
example/ADM_PCIE_9V3/fpga_25g/rtl/fpga_core.v 4 additions, 4 deletions

example/ADM_PCIE_9V3/fpga_25g/rtl/fpga_core.v

with 21 additions and 23 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment