Skip to content
GitLab
Explore
Sign in
verilog-ethernet
rtl
axis_pipeline_fifo.v
Find file
Blame
Permalink
Nov 02, 2021
96a26e7a
Add attributes to RAMs for proper synthesis in Quartus
· 96a26e7a
Alex Forencich
authored
Nov 02, 2021
96a26e7a
Add attributes to RAMs for proper synthesis in Quartus
Alex Forencich
authored
Nov 02, 2021
Loading
