Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
fpga-network-stack
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
paulrr2
fpga-network-stack
Commits
ae014000
Commit
ae014000
authored
5 years ago
by
David Sidler
Browse files
Options
Downloads
Plain Diff
Merge branch 'master' of gitlab.inf.ethz.ch:OU-SYSTEMS/fpga-network-stack
parents
dcb14b9c
9f42d7d8
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
CMakeLists.txt
+36
-22
36 additions, 22 deletions
CMakeLists.txt
with
36 additions
and
22 deletions
CMakeLists.txt
+
36
−
22
View file @
ae014000
...
...
@@ -18,37 +18,51 @@ elseif (NOT IPREPO_DIR)
endif
()
# set(DEVICE_NAME
if
(
DEVICE_NAME STREQUAL
"vc709"
)
set
(
FPGA_PART xc7vx690tffg1761-2
)
set
(
FPGA_FAMILY 7series
)
set
(
DATA_WIDTH 8
)
set
(
CLOCK_PERIOD 6.4
)
endif
()
if
(
DEVICE_NAME STREQUAL
"adm7v3"
)
set
(
FPGA_PART xc7vx690tffg1157-2
)
set
(
FPGA_FAMILY 7series
)
set
(
DATA_WIDTH 8
)
set
(
CLOCK_PERIOD 6.4
)
endif
()
if
(
DEVICE_NAME STREQUAL
"vcu118"
)
set
(
FPGA_PART xcvu9p-flga2104-2L-e
)
set
(
FPGA_FAMILY ultraplus
)
set
(
DATA_WIDTH 64
)
set
(
CLOCK_PERIOD 3.2
)
set
(
TCP_STACK_MSS 4096
)
set
(
TCP_STACK_WINDOW_SCALING_EN 1
)
if
(
NOT hasParent
)
if
(
DEVICE_NAME STREQUAL
"vc709"
)
set
(
FPGA_PART xc7vx690tffg1761-2
)
set
(
FPGA_FAMILY 7series
)
set
(
NETWORK_BANDWIDTH 10 CACHE STRING
"Network bandwidth"
)
endif
()
if
(
DEVICE_NAME STREQUAL
"adm7v3"
)
set
(
FPGA_PART xc7vx690tffg1157-2
)
set
(
FPGA_FAMILY 7series
)
set
(
NETWORK_BANDWIDTH 10 CACHE STRING
"Network bandwidth"
)
endif
()
if
(
DEVICE_NAME STREQUAL
"vcu118"
)
set
(
FPGA_PART xcvu9p-flga2104-2L-e
)
set
(
FPGA_FAMILY ultraplus
)
set
(
NETWORK_BANDWIDTH 100 CACHE STRING
"Network bandwidth"
)
endif
()
endif
()
# set bandwidth
if
(
hasParent
)
if
(
NETWORK_STACK_BW STREQUAL
"10"
)
if
(
NETWORK_BANDWIDTH STREQUAL
"10"
)
if
(
NOT DEFINED NETWORK_INTERFACE
)
set
(
NETWORK_INTERFACE 10
)
endif
()
if
(
NOT DEFINED DATA_WIDTH
)
set
(
DATA_WIDTH 8
)
endif
()
if
(
NOT DEFINED CLOCK_PERIOD
)
set
(
CLOCK_PERIOD 6.4
)
endif
()
if
(
NETWORK_STACK_BW STREQUAL
"100"
)
endif
()
if
(
NETWORK_BANDWIDTH STREQUAL
"100"
)
if
(
NOT DEFINED NETWORK_INTERFACE
)
set
(
NETWORK_INTERFACE 100
)
endif
()
if
(
NOT DEFINED DATA_WIDTH
)
message
(
"abc"
)
set
(
DATA_WIDTH 64
)
endif
()
if
(
NOT DEFINED CLOCK_PERIOD
)
set
(
CLOCK_PERIOD 3.2
)
endif
()
if
(
NOT DEFINED
${
TCP_STACK_MSS
}
)
set
(
TCP_STACK_MSS 4096
)
endif
()
if
(
NOT DEFINED
${
TCP_STACK_WINDOW_SCALING_EN
}
)
set
(
TCP_STACK_WINDOW_SCALING_EN 1
)
endif
()
endif
()
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment