Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

V

Verilog Ethernet
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

9e44987f

Commit 9e44987f authored 3 years ago by Alex Forencich

Downloads
- Patches
- Plain Diff

Reorganize PHY instances

parent 728e86c5

No related branches found

No related tags found

Loading

Changes 1

Hide whitespace changes

Inline Side-by-side

Showing

example/S10MX_DK/fpga_10g/rtl/fpga.v 45 additions, 42 deletions

example/S10MX_DK/fpga_10g/rtl/fpga.v

with 45 additions and 42 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment