Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

V

Verilog Ethernet
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

8e60adf5

Commit 8e60adf5 authored 3 years ago by Alex Forencich

Downloads
- Patches
- Plain Diff

Update axis_switch instances

parent 10a6eddf

No related branches found

No related tags found

No related merge requests found

Changes 3

Hide whitespace changes

Inline Side-by-side

Showing

example/VCU108/fpga_10g/rtl/fpga_core.v 1 addition, 1 deletion

example/VCU108/fpga_10g/rtl/fpga_core.v
example/VCU118/fpga_10g/rtl/fpga_core.v 1 addition, 1 deletion

example/VCU118/fpga_10g/rtl/fpga_core.v
example/VCU118/fpga_25g/rtl/fpga_core.v 1 addition, 1 deletion

example/VCU118/fpga_25g/rtl/fpga_core.v

with 3 additions and 3 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment