example/S10MX_DK/fpga_10g/rtl/fpga.v · 9e44987f601350674ca2abd5c32ad9ee68e36e77 · haiyang3 / Verilog Ethernet · GitLab

Skip to content

GitLab

Explore

Sign in

verilog-ethernet
example
S10MX_DK
fpga_10g
rtl
fpga.v

Blame Permalink

Nov 02, 2021
9e44987f

Reorganize PHY instances · 9e44987f
Alex Forencich authored Nov 02, 2021

9e44987f

Reorganize PHY instances
Alex Forencich authored Nov 02, 2021

Loading