rtl/ptp_clock.v · 0f2db26a8ec336ba1220036fef4cb5ab11ff6dd5 · haiyang3 / Verilog Ethernet · GitLab

Skip to content

GitLab

Explore

Sign in

verilog-ethernet
rtl
ptp_clock.v

Blame Permalink

Mar 16, 2022
0f2db26a

Simplify logic in PTP clock module · 0f2db26a
Alex Forencich authored Mar 16, 2022

0f2db26a

Simplify logic in PTP clock module
Alex Forencich authored Mar 16, 2022

Loading